Assembly

[covert wolf]

When your question is answered use !solved to mark the question as resolved.

Remember to ask specific questions, provide necessary details, and reduce your question to its simplest form. For tips on how to ask a good question use !howto ask.

[mellow lynx]

whats the problem youre having?

what have you tried so far

[livid sinew]

I have tried the following so far:
F D E M W

1. [0] [ ] [ ] [ ] [ ]
2. [1] [0] [ ] [ ] [ ]
3. [2] [1] [0] [ ] [ ]
4. [3] [2] [1] [0] [ ]
5. [4] [3] [2] [1] [0]
6. [5] [4] [3] [2] [1]
7. [6] [5] [4] [3] [2]
8. [7] [6] [5] [4] [3]
9. [8] [7] [6] [5] [4]
   A) [9] [8] [7] [6] [5]
   B) [A] [9] [8] [7] [6]
   C) [A] [9] [8] [7]
   D) [A] [9] [8]
   E) [A] [9]
   F) [A]

I am not sure whether or not this is correct since I need to take Pipe hardware (inlc. forwarding and pipeline control logic) into account of the program

[mellow lynx]

y86-64 is kinda madeup CS instructions so Ive been reading about what this should be

What you have is the optimal case

You've assumed no dependencies

If you have data dependencies you may have to stall for a cycle or so, so that you can wait for the data to be available

forwarding helps with this but it doesn't fully eliminate it

[livid sinew]

Hmmm.. Could you help? I am really lost where to start

[mellow lynx]

not really ... I don't know what exact information you've been given

or what spec you're following

there will be a spec

I suggest asking someone in your course to help if you're stuck

[livid sinew]

The only information Ive been given is this:
The program runs on Y86-64:

and that I need to indicate, for each of the following clock cycles during program execution, which program instruction is in which stage of the
pipeline (i.e. in which of the F, D, E, M, W pipeline registers). In each field, indicate the instruction number of the instruction
there, or blank for pipeline bubble.
Assume D = 1, S = 3, and that the program is running on PIPE hardware (incl. forwarding- and pipeline-control-logic).
The stages for the first four cycles have prefilled

[mellow lynx]

well thats not true

Y86-64

they clearly will have mentioned this before

and likely PIPE hardware

whatever that is

[livid sinew]

I wish more was stated in the document, but thats all there is really

[livid sinew]

I can also assume that the program is running on SEQ hardware